

國立清華大學
專題研究報告

National Tsing Hua University
Independent study

N+/P 殼狀混合式多晶矽無接面場效電晶體

N+/P Hybrid Poly-Si Shell Structure Junctionless
Field-Effect Transistors

系別：工程與系統科學系

指導教授：吳永俊 博士

學生：何釗侑、闕帝伸

中華民國一百零七年七月

N⁺/P 殼狀混合式多晶矽無接面場效電晶體


N⁺/P Hybrid Poly-Si Shell Structure Junctionless
Field-Effect Transistors

研究生：何釗侑、闕帝伸

Student: Chao-Yu Ho, Ti-Shen Chueh

指導教授：吳永俊 博士

Advisor: Prof. Yung-Chun Wu



國立清華大學

工程與系統科學系電子組

專題研究報告

National Tsing Hua University
Department of Engineering and System Science
Independent study

July, 2018 Hsinchu, Taiwan

Abstract

Nowadays, electronic products tend to the trend of low power consumption, low cost and small size. Because of the products miniaturization, the short-channel effects and physical limitations will be a challenge for conventional transistors. However, the birth of junctionless transistors has been reduced above problems probably. The characteristics of the junctionless transistor is that the source, drain and the channel doping have all the same type and concentration, and because no junction exists between the channel and S/D, the junctionless transistor is called. Junctionless transistor not only reduces the thermal budget of the process, but also suppresses the short-channel effects. It is one of the novel structure worth noting in the future.

This work proposes the N⁺/P hybrid poly-Si shell structure junctionless field-effect transistors with N⁺ insitu-doping on the p-type substrate. We adjusted the exposure dose to reduce the process flow and time, and we used the same mask to complete the N-channel and P-type substrate etching step. In order to turn-off the JL-FET architecture, the multi-gate structure and ultra-thin body (UTB) are the candidate to achieve the full depletion region at off-state. It can improve the switching capability of the device to reduce leakage current and power consumption. Since the depletion region formed between N⁺ channel and p-type substrate interface, it is used to reduce channel thickness (Tch) and turn off the device more easily.

This work exhibits the N⁺/P hybrid poly-Si shell structure junctionless field-effect transistors. The NW shell JL-FET exhibits the superior electrical properties, including high ON/OFF current ratio ($>5 \times 10^6$), steep subthreshold swing (95 mV/dec.) and low value of Drain Induced Barrier Lowering (50 mV/V). We also discuss the electrical characteristics of this device at high temperatures. In the last part, we use Sentaurus TCAD simulation software to analyze this device, and compare the simulation results with the experimental data.

The N⁺/P hybrid poly-Si shell structure junctionless field-effect transistors has excellent electrical characteristics and is simple to process, so it has tremendous potential application on low-power devices and three-dimensional stack structures in the future.

I. Introduction of junctionless transistor

Conventional inversion- mode (with junction) are difficult to fabricate, and because they occur a significant source of current leakage, result in wasting a lot of power consumption. The junctionless means there are no junction between the S/D region and channel (shown in figure1). Junctionless transistor is not turned off by reverse bias voltage applied to the gate, but by full depletion of the channel. This depletion is formed due to work-function difference between the gate material and doped polysilicon. The current drive is controlled by doping concentration but not by gate capacitance.





Figure 1. The cross-sectional view of JL NMOS, JL PMOS, IM NMOS and accumulation- mode PMOS silicon nanowire FETs [1-2]



Advantage of JL-FET :

1. Avoid the formation of ultra-steep S/D profiles → reduced the SCE
2. Process easier than IM-Mode
3. Body current → reduced the surface scattering

Figure 2. Advantage of JL-FET

II. Fabrication flow

In this study, the N⁺/P Hybrid Poly-Si Shell Structure Junctionless Field-Effect Transistors (N⁺/P Shell JL-FET) was fabricated. Figure 3-1 shows the structure of N⁺/P hybrid Shell JL-FET and the device with ten nanowires (NWs) channel. The key process flow of fabrication in this work are presented in figure 3-2, and the cross section diagram is along the gate direction.

The process steps of this device is following:

Step1. Solid-phase recrystallized (SPC) process

First step, a 400 nm-thick thermal SiO₂ layer on 6 inches silicon wafers as buried oxide. Then, a 50 nm-thick undoped amorphous -Si (α -Si) layer was deposited by low-pressure chemical vapor deposition (LPCVD) at 550°C and then the α -Si layer was solid-phase recrystallized (SPC) at 600 °C for 24 hours, in order to form large grain size in nitrogen ambient atmosphere.

Step2. P-type substrate formation

Continue in the previous step, the 50 nm-thick undoped α -Si layer was implanted with 32-keV boron (BF₂) ions at a dose of 2×10^{14} cm⁻², and then annealed by furnace at 600°C for 4 hours. Next, deposit 40 nm dry-oxide and dilute HF to reduce the 50 nm p-type layer become almost 17 nm, this method called oxide trimming. Afterwards, p-type substrate layers with ten nanowires (NWs) were defined by electron beam lithography (EBL) and time-controlled reactive-ion etching (RIE). By the way, the e-beam lithography exposure with dosage = 5.0 μ C/cm².

Step3. In-situ N⁺ doped poly-si & hybrid shell structure formation

In this step, we divided into two kinds of experimental structures, included NW Shell and Planar Shell. The 18 nm-thick N⁺ polysilicon in-situ doped above the p-type substrate layer and the N⁺ polysilicon layer is regarded as channel.

In the NW Shell structure, E-beam lithography (EBL) exposure again with the same mask as the p-type substrate layer but different dosage (5.6 μ C/cm²) and then etched by RIE to form the ten hybrid NWs. Furthermore, another structure called Planar Shell, this is also performing the same process but using a larger dosage (6.8 μ C/cm²) of EBL exposure. After reactive-ion etching (RIE), the N⁺/P hybrid planar shell structure are defined (shown in Fig 3-3 and Fig 3-4).

Step4. Gate electrode formation

Moreover, 10 nm-thick thermal oxide was deposited by LPCVD as the gate oxide layer, consume about 10 nm-thick N⁺ polysilicon to form 8 nm-thick channel. Afterwards, 150 nm-thick in-situ doped N⁺ polysilicon was deposited as a gate electrode and got patterned by e-beam lithography (EBL), etched by end-point mode RIE.

Step5. Passivation and metallization formation

A 200 nm-thick Tetraethyl Orthosilicate (TEOS) oxide layer was deposited as passivation by LPCVD. Furthermore, the contact window was defined on the passivation layer and the window curve was filled with 300 nm-thick Al-Si-Cu. Eventually, all wafer sintered at 400°C for 30 minutes in hydrogen ambient to repair interface dangling bond.




Figure 3. Scheme of the N⁺/P hybrid shell JL-FET




Figure 4. The key process flow of N^+/P hybrid shell JL-FET and the cross section of schematic (NW Shell and Planar Shell included) along the gate direction




Figure 5-1. NW Shell TEM

Planar Shell TEM




Figure 5-2. Planner Shell TEM

III. Result and discussion

Device Electrical Analysis

Figure 6-1 shows the plots of I_D-V_G characteristics of NW shell JL-FET and planar shell JL-FET at $V_D = 1$ V. The on current of NW shell JL-FET have slightly higher than planar shell JL-FET and off current of NW shell JL-FET is obviously lower than planar shell JL-FET. The device current have been normalized by dividing W_{eff} to compare device performance precisely. The below plot of figure6-2 is linear scale of I_D-V_G curve, it shows the NW shell JL-FET have higher saturation current. The NW shell JL-FET have threshold voltage (V_{TH}) = 0.24 V and the planar shell JL-FET is 0.39 V, where V_{TH} is extracted at $I_D = 10^{-8}$ A by constant current method.

$I_D - V_G$ characteristics




Figure 6-1. $I_D - V_G$ characteristics of NW shell and planar shell JL-FET at $V_D = 1 \text{ V}$





Figure 6-2. Exhibits $I_D - V_G$ characteristics of NW shell JL-FET and planar shell JL-FET with $L_g = 3800 \text{ nm}$ at $V_D = 1 \text{ V}$. The NW shell JL-FET has the better performance and higher ON/OFF current ratio than planar shell JL-FET. The below figure is linear scale of $I_D - V_G$ curves.

$I_D - V_D$ characteristics




✓NW Shell :
 $W_{eff} (nm) = 124 \times 10$

✓Planar Shell :
 $W_{eff} (nm) = (112 \times 10) + (227 \times 9)$

➤ NW Shell has higher saturation current than Planar Shell.

Figure 7. The I_D-V_D curves of NW shell JL-FET and planar shell JL-FET, also exhibits NW shell saturation current around 1.5 times higher than planar shell at $V_G-V_{TH} = 3$, $V_D = 5$ V. Because the NW shell JL-FET has superior gate control ability.

DIBL Characteristics



$V_D = 0.5(V)$	DIBL (mV/V)	$V_{TH} (V)$
Planar Shell	91	0.5027
NW Shell	50	0.335

$$V_{TH} = V_G @ I_D = 10^{-8} A$$

$$DIBL = | V_{TH}(3V) - V_{TH}(0.5V) | / 2.5V$$

➤ The DIBL value of NW Shell is superior than Planar Shell.

Figure 8. Compares the I_D-V_G curves between the NW shell JL-FET and planar shell JL-FET at $V_D = 0.5$ V and $V_D = 3$ V. V_{TH} is defined as the gate voltage at $I_D = 10^{-8}$ A. And also display the drain induced barrier lowering values of NW shell JL-FET (DIBL = 50) is lower than the planar shell JL-FET (DIBL = 91). The DIBL value is derived from the V_{TH} at $V_D = 0.5$ V \ 3 V.

Conclusion

In order to turn off the junctionless transistors, we use the tri-gate structure to achieve the full depletion region at off-state. We adopted hybrid N⁺ channel and p-type substrate structure to form the depletion region, and it is used to reduce the effective N⁺ channel thickness (T_{ch}) and turn off the device more easily.

The N⁺/P hybrid poly-Si shell structure junctionless field-effect transistors were successfully fabricated and characterized. We also adjusted the exposure dose to finish the channel/substrate etching and reduce the process flow. SEM and TEM analysis confirmed that the N⁺/P hybrid JL-FET has a clear PN junction, the N⁺ channel which the major carriers flow path is 5.8 nm-thick and the P-type substrate is 17.8 nm-thick. The performance of the NW shell JL-FET is superior with the steep sub-threshold swing (95mV/dec.), the high current ratio (I_{on}/I_{off} current ratio $> 5 \times 10^6$) and DIBL (50mV/V). Furthermore, the reliability of the device is proved by the temperature-dependence electrical characteristic with variable temperature with 25°C per steps from 50 °C to 200 °C. The NW shell JL-FET is much less sensitive to temperature than the planar shell JL-FET, so the NW shell JL-FET is convenient for circuit design with using in a wide range of temperatures. The proposed N⁺/P hybrid JL-FETs with shell structure are not only easy to fabricate but also has excellent characteristics for advanced low-power consumption and three-dimensional stack structures in the future.

Reference

1. G. E. Moore, "Cramming more components onto integrated circuits," Proceedings of the IEEE, vol. 86, pp. 82-85, 1965.
2. Chi-Woo Lee, Adrien Borne, Isabelle Ferain, Aryan Afzalian, Member, IEEE, Ran Yan, Nima Dehdashti Akhavan, Pedram Razavi, and Jean-Pierre Colinge, "High temperature performance of silicon junctionless MOSFETs," IEEE Transactions on Electron Devices, vol. 57, no. 3, 2010, pp. 620–625.
3. Chi-Woo Lee, Isabelle Ferain, Aryan Afzalian, Ran Yan, Nima Dehdashti Akhavan, Pedram Razavi, Jean-Pierre Colinge, "Performance estimation of junctionless multigate transistors," Solid-State Electronics, vol. 54, 2010, pp. 97–103

4. Horng-Chih Lin, Cheng-I Lin, Zer-Ming Lin, Bo-Shiuan Shie, Tiao-Yuan Huang, "Characteristics of Planar Junctionless Poly-Si Thin-Film Transistors with Various Channel Thickness," *IEEE Transactions on Electron Devices*, vol. 60, no. 3, 2013, pp. 1142–1148
5. Ya-Chi Cheng, Hung-Bin Chen, Chi-Shen Shao, Jun-Ji Su, Yung-Chun Wu, Chun-Yen Chang and Ting-Chang Chang, "Performance Enhancement of a Novel P-type Junctionless Transistor Using a Hybrid Poly-Si Fin Channel," *IEEE International Electron Devices Meeting*, 2014
6. Ming-Hung Han; Chun-Yen Chang; Hung-Bin Chen; Jia-Jiun Wu; Ya-Chi Cheng; Yung-Chun Wu, "Performance Comparison Between Bulk and SOI Junctionless Transistors," *IEEE Electron Device Letters*, vol. 34, no. 2, 2013, pp. 169–171
7. Kranti, R. Yan, C.-W. Lee, I. Ferain, R. Yu, N. Dehdashti Akhavan, P. Razavi, JP Colinge, "Junctionless Nanowire Transistor (JNT): Properties and Design Guidelines," *IEEE Electron Device Letters*, 2010, pp. 357–360
8. Maria Stepanova, Steven Dew, *Nanofabrication: Techniques and Principles*. Springer-Verlag Wien, 2012, chapter 2, pp.11– 41.
9. Chi-Woo Lee, Adrien Borne, Isabelle Ferain, Aryan Afzalian, Member, IEEE, Ran Yan, Nima Dehdashti Akhavan, Pedram Razavi, and Jean-Pierre Colinge, "High temperature performance of silicon junctionless MOSFETs", *IEEE Transactions on Electron Devices*, vol. 57, no. 3, 2010, pp. 620–625.
10. Ya-Chi Cheng, Hung-Bin Chen, Ming-Hung Han, Nan-Heng Lu, Jun-Ji Su, Chi-Shen Shao, and Yung-Chun Wu, "Temperature dependence of electronic behaviors in quantum dimension junctionless thin-film transistor", *Nanoscale Res Lett*, vol.9, 2014, pp.392.
11. Ya-Chi Cheng, Hung-Bin Chen, Chi-Shen Shao, Jun-Ji Su, Yung-Chun Wu, Chun-Yen Chang, Ting-Chang Chang, "Performance enhancement of a novel P-type junctionless transistor using a hybrid poly-Si fin channel", *IEEE International Electron Devices Meeting*, 2014, pp. 26.7.1 - 26.7.4.
12. Ya-Chi Cheng, Hung-Bin Chen², Chun-Yen Chang, Chun-Hu Cheng, Yi-Jia Shih, Yung-Chun Wu, "A highly scalable poly-Si junctionless FETs featuring a novel multi-stacking hybrid P/N layer and vertical gate with very high Ion/Ioff for 3D stacked ICs", *IEEE Symposium on VLSI Technology*, 2016.